UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/542,649	07/19/2005	Shoji Ito	Q89230	1668
23373 7590 02/11/2009 SUGHRUE MION, PLLC 2100 PENNSYLVANIA AVENUE, N.W.			EXAMINER	
			PHAN, THIEM D	
SUITE 800 WASHINGTON, DC 20037			ART UNIT	PAPER NUMBER
			3729	
			MAIL DATE	DELIVERY MODE
			02/11/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/542,649	ITO ET AL.				
Office Action Summary	Examiner	Art Unit				
	THIEM PHAN	3729				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 21 No	ovember 2008.					
•	action is non-final.					
3) Since this application is in condition for allowan	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-52</u> is/are pending in the application.						
4a) Of the above claim(s) <u>1-14,20-26 and 28-45</u>	4a) Of the above claim(s) <u>1-14,20-26 and 28-45</u> is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>15-19,27,46-52</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da 5) Notice of Informal P					
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>10/21/08</u> .	6) Other:	ato, ppiloanoi!				

Application/Control Number: 10/542,649 Page 2

Art Unit: 3729

DETAILED ACTION

1. The amendment filed on 11/21/08 has been fully considered and made of record.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 15-19, 27 and 46-52 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakamoto et al (US 6,281,446).

Regarding claim 15, Sakamoto et al teach a method of manufacturing a multi-layered circuit board, comprising:

laminating a base material (Fig. 7A, 16) having a wiring circuit (Fig. 7A, 21) which is formed into a predetermined outer shape with one front surface of a motherboard (Fig. 7B, 11) by positioning the base material on the motherboard, superposing the base material and the motherboard (Fig. 7A, Arrow); except for describing the heating and the pressing of the base material and the motherboard together.

It would be obvious to one of ordinary skill in the art at the time the invention was made to heat and press the base material and the motherboard together in order to compact them in one single piece, since it is known in the art that a plurality of solder balls to be cured are positioned between the two devices (Col. 7, lines 64 & 65) and the heating with the pressing process is taught in their makings (Col. 7, lines 28-30 & lines 53-55).

Application/Control Number: 10/542,649

Art Unit: 3729

Regarding claim 16, Sakamoto et al teach a method of manufacturing a multi-layered circuit board, comprising:

• forming a wiring circuit (Figs. 4A-5B, 13a & bottom end of 11) on at least one of a front surface and a rear surface of the motherboard (Fig. 5B, 11);

Page 3

- making a via hole (Fig. 5B, 15); and
- laminating a base material (Figs. 6A-7B, 16) having a wiring circuit (Fig. 6B, 18) which is formed into a predetermined outer shape with at least one of a front surface and a rear surface of a motherboard by positioning the base material on the motherboard, superposing the base material and the motherboard (Fig. 7A, Arrow); except for describing the heating and the pressing of the base material and the motherboard together.

It would be obvious to one of ordinary skill in the art at the time the invention was made to heat and press the base material and the motherboard together in order to compact them in one single piece, since it is known in the art that a plurality of solder balls to be cured are positioned between the two devices (Col. 7, lines 64 & 65) and the heating with the pressing process is taught in their makings (Col. 7, lines 28-30 & lines 53-55).

Regarding claim 17, Sakamoto et al teach that an outer shape of the base material (Fig. 7A, 16) having a wiring circuit (Fig. 7A, 18) is smaller than the outer shape of the motherboard (Fig. 7A, 11).

Regarding claim 18, Sakamoto et al teach the forming of a cover layer (Fig. 4A, 39) having an opening (Figs. 4A-7B, 15a) for positioning the base material (Fig. 7A, 16) having a wiring circuit (Fig. 7A, 18) prior to the operation of laminating (Figs. 7A & 7B, 16 & 11) the base material having a wiring circuit with the motherboard.

Application/Control Number: 10/542,649

for coating the motherboard and the base material.

Art Unit: 3729

Regarding claim 19, Sakamoto et al teach a method of manufacturing a multi-layered circuit board including the laminating of the base material (Fig. 1, 16) having a wiring circuit (Fig. 1, 18) with the motherboard (Fig. 1, 11), the filling up of the cavity (Fig. 1, 15; col. 5, lines 12-16) with resin, which reads on applicants' claimed invention; except for forming a cover layer

Page 4

It would be obvious to one of ordinary skill in the art at the time the invention was made to form a cover layer for coating the motherboard and the base material, since it is known in the art that the process is to make a printed circuit board safe from the environment (Col. 4, line 4) and that a printed circuit board must always be covered with a silkscreen layer at the two front and rear exposed surfaces, except at the contact pads for soldering or connector insertion, to protect against flux during reflow and contaminants from environment.

Regarding claim 27, Sakamoto et al teach the laminating of a base material with single-sided wiring circuit (Fig. 12A, 19b), which is formed into a predetermined outer shape (Fig. 13A, 33) to one frontal surface of the motherboard (Fig. 13A, 31) by positioning the base material on the motherboard, superposing the base material and the motherboard (Fig. 7A, Arrow); except for describing the heating and the pressing of the base material and the motherboard together.

It would be obvious to one of ordinary skill in the art at the time the invention was made to heat and press the base material and the motherboard together in order to compact them in one single piece, since it is known in the art that a plurality of solder balls to be cured are positioned between the two devices (Col. 7, lines 64 & 65) and the heating with the pressing process is taught in their makings (Col. 7, lines 28-30 & lines 53-55).

Regarding claims 46, 48 and 50, Sakamoto et al teach a motherboard or base board (Fig. 1, 11a) of substantially solid layer.

Regarding claims 47, 49 and 51, Sakamoto et al teach that the location of the base material (Fig. 7A, 16) is dictated by the circuit layout (Fig. 7A, 22) of the motherboard (Fig. 7A, 11).

Regarding claim 52, Sakamoto et al teach that the base material (Fig. 7A, 16) having a wiring circuit (21 & 18) is formed with an island-shape on a partial region (15) of the front surface of the motherboard (11).

Response to Arguments

4. Applicants' arguments filed on 11/21/08 have been fully considered but they are not persuasive for the following reasons:

Applicants assert that it would not be obvious to heat the entire board being mounted (Remarks, page 18) for soldering the gold bumps or electrically conductive paste (Fig7B, 23) and further assert that Sakamoto et al teach away from lamination (Remarks, page 19), in response Sakamoto et al do teach the heating with the pressing process for lamination in the making (Col. 7, lines 28-30 & lines 53-55) of the motherboard.

Therefore, Sakamoto et al at a minimum do teach the claimed limitation.

Claims 15-19, 27 and 46-51 stand rejected as in sections 2 and 3 above and with respect to the above counter-arguments.

Page 6

5. The prior art made of record and not relied upon is considered pertinent to applicants' disclosure.

Applicants' amendment necessitated the new grounds of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicants are reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tim Phan whose telephone number is 571-272-4568. The examiner can normally be reached on M & Tu, 6AM - 2PM, and W & Th, 9AM – 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Bryant can be reached on 571-272-4526. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application/Control Number: 10/542,649

Art Unit: 3729

Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 7

/Phan Thiem/ Primary Examiner, Art Unit 3729

February 10, 2009